Model 2365A



Multi-Channel Touch-Screen PCM Bit Synchronizer

Features

- Up to 8-Channels in 4U
- Bit Rate Range:
 - 5 bps to 20 Mbps
 - 5 bps to 40 Mbps (Option)
- Performance within 1 dB of theory
- Loop Bandwidth Settings from 0.01% to 1.6%
 - Extended LBW Range (Option)
- NRZ-L/M/S; BiØ-L/M/S; DM-M/ S; MDM-M/S
- Randomizer/Derandomizer
- Descrambler
 - CCITT V.35 / V.36
- Viterbi Decoder
- Frame Pattern Detector
- Input Signal Status
 - Bit Sync and Signal Loss
 - Pattern Detector Status
 - Viterbi Decoder Status
 - Bit Rate Deviation
 - Signal Level
- Signal/Data Quality Status
 - Eb/No Measurement
 - Frame Sync Pattern Error Count (BER)
 - Frame Loss Count
 - Viterbi Error Count (CER)
 - BERT/ PRN BER Measurement
- Date Generator/Simulator
 - Serial
 - QPSK (Option)
- Advanced Lock Detection
- Auto Bit-Rate Scan (Option)
- QPSK/OQPSK/SOQPSK w/ Resequencer (Option)
- Remote Control
 - Ethernet
 - RS-232 or IEEE-488 (Option)
- 7 -inch High Chassis

General Description

The GDP Model 2365A Multi-Channel PCM Bit Synchronizer houses **up to 8 highperformance bit synchronizer channels** in a 4U chassis. The optimized digital design of this unit affords the highest performance characteristics currently available.



Control and monitoring of all parameters and features is accomplished by way of the local control interface using the built-in keyboard and touch-pad (**optional touch-screen**). Remote control of the unit is through an Ethernet interface. Remote Control Software is provided which mimics the local front panel on a remote PC.

The bit synchronizers are capable of **maintaining synch at –3 dB Eb/No** with signal levels as low as 0.1 Vp-p. Search acquisition is attainable in less than 50 bits and synchronization is maintained for a period of at least 256 bit periods without a transition.

Two Analog inputs are provided per channel. Optional digital inputs for RS-422 and TTL levels may be included. Each channel presents a variety of standard outputs to support complex system requirements.

A standard **IRIG 106 randomizer/derandomizer** (forward and reverse) is included as is a CCITT V.35 and V.36 descrambler. A

variety of Viterbi decoders are

01 GDP Bitsync Interface File View Help Bit Sync 1 Bit Sync 2 Bit Sync 3 Bit Sync 4 12 13 dB > 15 dB dB dB 1.7 Vpp 2.5 4.1 < .1 Vpp Vpp Vpp 5.0000e+006 5.0000e+006 5.0000e+006 5.0000e+006 bps bps bps Bit Sync 5 Bit Sync 6 Bit Sync 7 Bit Sync 8 Lock Lock Lock 14 11 dB dB dB dB 1.5 Vpp 3.8 2.1 Vpp Vpp 1.0000e+006 1.0000e+006 1.0000e+006 1.0000e+006 bps bps bps

available including R1/2 K7 (Std), R3/4 K7 and R1/3 k7 (please **inquire for other FEC options**). Reed Solomon Decoding is also optional.

The **Pattern Detector** adds an additional level of synchronization assurance by invoking the Frame Pattern Detector. **Automatic Polarity Correction** (APC) may be invoked when using the Pattern Detector.

Data-stream quality is measured and reported to the user as: Eb/No, Frame Synch Pattern BER / Viterbi Decoder CER. A data stream generator / simulator is available to facilitate system testing, and providing a **BERT function**.

An Auto Scan feature is available that causes the bit synchronizers to scan the input for up to 8 pre-selected bit rates, input codes and frame patterns. When an acceptable signal is present, the Bit Synchronizer automatically locks to it and recovers the data and clock. Should this signal drop-out, the bit synchronizer reinitiates the scan sequence.

Model 2365A

Multi-Channel Touch-Screen **PCM Bit Synchronizer**

SPECIFICATIONS

2 Inputs per Bit Sync- 50 Ohms (optional 75 Ω) or High Z. Differential RS-422 and TTL (Optional) [Ask about other configurations]

5 bps to 20 Mbps (40 Mbps Optional) $X.XXXE^{N}$ (1 \leq N \leq 7) 0.1 Vp-p Min., +/- 12 V Max.. (others available) 100% of the input peak-to-peak signal level. No degradation up to 100% of input signal amplitude at 0.1% of the bit rate. 0.01% to 1.6% (Extended LBW Range Optional) 2x LBW SNR 0 dB SNR -3 dB ≤ 50 bits 256 bits without transitions ≤1 dB from theory to 40 Mbps

NRZ-L/M/S; BIØ-L/M/S; DBIØ-M/S; DM-M/S; MDM-M/S IRIG 106 forward and reverse [2¹⁵-1] CCITT V.35 / V.36 R 1/2, K 7 with G1/G2 Swap and G2 Invert, (others available) QPSK / OQPSK / SOQPSK (Optional) Up to 64 bits with programmable strategy and Automatic Polarity Correction (APC) Up to 8 preset: Bit Rate, Code, Frame pattern per Bit Synchronizer. Normal / Inverted. 0°, 90°, 180°, 270° to 20 Mbps; 0°, 180° in the range 20 Mbps to 40 Mbps. **Bit-Error-Rate PRN** Generator/Error Detector

Special Rear Panel

Reed Solomon Decoder

Extended Loop Bandwidth Range

BERT

75 ohm

Auto Scan

Outputs, each Bit Sync Channel:

TTL (Each Channel) - Coded PCM and Clock (Programmable 0°, 90°, 180°, 270°) RS422 (Each Channel) - Coded PCM and Clock (Programmable 0°, 90°, 180°, 270°)

Bipolar Tape Output (Each Channel) - 1Vp-p - Coded PCM

(Other Output Configurations are available.)

Lock Status for each channel

Signal Quality Status: Eb/No, Bit Rate Deviation, BERT / PRN BER or Viterbi CER Measurements

Ordering Information

OP2365A-40

OP2365A-43

OP2365A-45


OP2365A-70

OP2365A-91

OP2365A-92

MD2365A-0x Basic Dual Channel Unit (20 Mbps) x=even # channels. [e.g. 8 Ch unit order MD2365A-08] OP2365A-01 Bit Rate to 40 Mbps OP2365A-05 **QPSK & OQPSK** OP2365A-06 SOQPSK OP2365A-07 **QPSK & OQPSK & SOQPSK Support** OP2365A-17 Touch-Screen Display/KB & Mouse

Recognizing that no standard product can meet all the needs of all users, GDP stands ready to provide units tailored to unique applications. The statements in this data sheet are not intended to create any warranty, expressed or implied. Specifications are subject to change without notice.



Analog Inputs

Digital Inputs Performance: Bit Rate Range Tuning Resolution Input Levels DC Offsets AC Offset Loop Bandwidths Acquisition Range Sync Acquisition Threshold Sync Maintenance Svnc Acquisition Sync Retention Bit Error Rate Features: Input/Output PCM Codes Randomizer / Derandomizer Descrambler Viterbi Decoder Reseauencer Frame Pattern Detector Auto Scan (Optional) Output Data Polarity **Output Clock Phase BERT** Function (option)

Inputs, each Bit Sync: