Model 1631AP



40 MBPS ADVANCED DUAL PCIe PCM BIT SYNC MEZZANINE



















KEY FEATURES

- Two Independent Bit Syncs
- · PCle Dual Decom
- Multiple Software Controlled Inputs and Outputs
 - · Four Inputs per Channel
- Tunable Bit Rate Range
 - 8 bps to 40 Mbps, all codes
- · Best in Class Noise Performance
 - · within 0.50 db of theoretical
- Fast sync acquisition
 - within 50 bit transitions, typical
- · Best in Class Sync Retention
 - to 1024 bits without transition
- Data Quality and Signal Test:
 - BERT/PRN BER Link Test Mode
 - · Frame Sync PCM BER Monitor
 - · Frame Lock/Loss Monitor
 - Eb/No Signal Quality Output
 - · Viterbi Error Monitor/Stats
 - Data Simulator/Generator
- Processes All IRIG Codes Set-up & Operations Software
- Windows 10/11 or LINUX RHL
 - Status Utilities support management of up to 64 bit sync channels in a distributed network environment
 - Saved Set-ups for Rapid Loading and Mission Readiness
 - API Supports Rapid Customer Interface Development

GENERAL DESCRIPTION

GUI Setup and Operation status of all Acroamatics Bit Synchronizers are controlled via a single interface, with drop down menus for individual cards. Software automatically recognizes all available bit synchronizers, as well as their features. Up to 20 unique setups are stored and available for instant bit sync configuration to up to 64 individual bit sync channels. The 1631AP Advanced PCM Bit Sync is a state-of-the-art compact PCIe card format dual channel design that provides a cost effective and modular high quality bit sync add-on to Acroamatics entire line of single slot PCI single card TM processing card products.

The 1631AP is compatible with both existing PCI legacy and our latest PCIe telemetry card components. Based on our 3rd generation bit sync design, it shares the latest techniques in FIR filtering, digital phase-locked loop, NCO clock reconstruction, and digital amplitude and offset control with its compact mezzanine cousin, the Model 1631AP. Incorporating a leading-edge FPGA, this modern design delivers a significantly reduced parts count, improved reliability, and expanded capabilities - including options normally found only in box level and multi-card bit sync/ encoder designs. The 1631AP supports self-test and link validation features such as Frame Sync Pattern Verification and BERT, and includes Viterbi and Convolutional encode/decode, randomization and related feature support.



ACROAMATICS TELEMETRY SOFTWARE SUITE (ATSS)

Acroamatics' TDP family of products are delivered with Acroamatics Telemetry Software Suite (ATSS). ATSS offers superior data imaging, analysis, and system operations tools. This powerful operating system independent software package provides an extensible environment for setup and control of the TDPSS as well as recording, playback, real-time quick-look display, and precise post system analysis of the acquired telemetry measurement data.

The ATSS can be delivered for use on either a 64-bit Windows 10 (Secure Host Baseline validated) or Red Hat Enterprise Linux 7 Acroamatics telemetry processing platforms allowing the TDPSS system to be tailored to the customers preferred OS environment. Applicable DISA STIGs are applied and support is available to maintain

compliance with the latest cyber security requirements. Acroamatics' high-performance telemetry processing solutions provide users a

Model 1631AP

40 MBPS ADVANCED DUAL PCIe PCM BIT SYNC MEZZANINE

TECHNICAL SPECIFICATIONS

Signal Inputs

Source Four (4) Inputs, Operator Program selectable, per Bit Sync Channel .1-3 single-ended, # 4 Differential

Isolation Greater than 60dB at 20MHz

Impedance Program selectable: Hi-Z/Lo-Z. Single Ended: $4k\Omega/75\Omega$ (std) or differential: 150 Ohm or Hi-Z (opt)

Signal Level 0.2 to 20V p-p, Single-ended. Differential: 0.2 to 10V p-p, Differential (optional)

DC Offset 20V max, Single-ended Hi-Z or 15V Max @ 75Ω.

Baseline Variation Tracks sinusoidal offsets to 100% p-p signal amplitude at 0.1% bit rate

PCM Codes Program selectable: NRZ-L/M/S, Biø-L/M/S, DBiø-M/S, DM-M/S, MDM-M/S, RZ

Derandomizer Program selectable: RNRZ 9/11/15/17/23, forward/re

Synchronization

Bit Rate Range 8 bps - 40 Mbps, All PCM Codes

Tuning Resolution 0.1% of bit rate

Capture Range 3 times the programmed loopwidth, typical Tracking Range ±12% typical, with programmable limiter

Loop Bandwidth 0.1% to 3.2%, program selectable in 0.1% increments

Sync Threshold OdB for NRZ-L and Biø-L codes
Sync Maintenance (LW=0.1%) -2dB NRZ-L and Biø-L codes

Sync Acquisition (LW=1.6%, SNR > 12dB) Typically less than 50 bit periods

Sync Retention (LW=0.1%, SNR > 3dB) Retains sync through > 1024 consecutive dropouts Bit Error Rate (LW=0.1%) to within 0.50 dB of ideal bit error rate performance curves

Data / Clock Outputs, NRZ-L Per Bit Sync

NRZ-L Data One each, NRZ-L data/clk pair, RS422/TTL (jumper, selectable) - operator program output selectable to INTER

NAL (direct to host decom card via internal bus) or EXTERNAL (output pair directed to card external output BNC

or Triax cables)

Data Clock 0°, 90°, 180°, 270°, operator program selectable

Data Polarity Program selectable: normal/inverted

Data / Clock Outputs, Code (Dual PCM Encoder) Per Bit Sync

Data Source Program selectable: Recovered Data (Bit Sync NRZ-L Data/Clk - DEFAULT) or External data/clock (PROGRAM

SELECTABLE)

Outputs Three each: One each TTL data/clk (0° & 180°, selectable) Code (selectable) PCM and Clk, One each TTL data R

NRZL, One each

TAPE (code selectable) TTL or ± 2 Volts balanced output, 50mA drive current

Randomizer Program selectable: RNRZ 9/11/15/17/23, forward, reverse

PCM Codes Program selectable: NRZ-L/M/S, Biø-L/M/S, DBiø-M/S, DM-M/S, MDM-M/S, RZ

External Data/Clock PCM Encoder Input Per Bit Sync

Signal Type Jumper selectable: RS422 or TTL

Impedance $120\Omega RS422,75\Omega TTL$

Data Code Program selectable: NRZ-L/M/S, Biø-L/M/S, DBiø-M/S, DM-M/S, MDM-M/S, RZ

Data Clock Program selectable: Normal/Inverted, 1x or 2x

Convolution Encoder/Decoder

Viterbi Decoder Rate 1/2, k=7: includes differential decoding, V.35 descrambling, and G2 invert (others available)

Symbol Formats Serial, parallel, and staggered parallel (others available)

Convolutional Encoder Rate 1/2, k=7: includes differential encoder, V.35 scrambler, and G2 inverter (others available)

Symbol Formats Serial, parallel, and staggered parallel (others available)

Format Generators/Synchronizer

Format Generator Programmable frame length, sync pattern and mask Synchronizer Source Recovered data, external data, or test generator

Synchronizer Strategy Pattern match in "search", programmable error limits for "check" and "lock" states

Other Features Bit slip enable, auto polarity enable, data source/ambiguity resolution

Bit Error Rate Tester

Transmitter Pattern PRN sequence: PN7, PN9, PN11, PN15 (forward/reverse)
Pattern Clock Source Program selectable: Bit Rate Clock or External Clock

Blanking Program selectable: 64, 128, 256 bits

BER Sample Period Program selectable: 1E3 to 1E9 bit periods, or continuous accumulate

Variable Output 50mV to 5V P-P

Other Features Automatic pattern synchronization, forced error ON/OFF

Physical

Format Standard PCle XI format, half length

Cooling Requirements 30 Linear FPM

Power Requirements +5VDC @ 1.25A, ±12VDC @0.25A

Dimensions 4.20" (10.67cm) H \times 6.9" (17.53cm) W \times .55" (1.4cm) D Temperature Operating 0 to +40°C, non-operating –40 to +86°C

Relative Humidity Up to 90% non-condensing Shock Operating 6G, Non-operating 25G

Vibration Operating 0.3G, 5 to 2000 Hz, Non-operating 0.8G, 5 to 500 Hz

Inquire today to learn more.